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Figure I. Graph of  fT (GHz) versus Ids for OMMIC's O. 13 pm MHEMT process 
(Vos = 2 V, breakdown voltage = 10 V). 
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Figure 2. fT (GHz) vs gate length Lg (pm) for pHEMTs (measured) and 
MHEMT/InP HEMT (measured at O. 13 pm and projected below O. 13 pm). 
OMMIC (Paris, France) has made 
available ( through its MultiChip 
Project scheme or via full cus- 
tomer mask-sets) its MHEMT 
process for mill imetre-wave and 
40 Gb/s opto applications.As 
well as an optimized high-indi- 
um-content  channel  and graded 
buffer layers, a O. 13 ~n mush- 
room gate is placed asymmetri-  
cally in the drain-source spacing. 
Combined with a double recess 
of  the channel  and optimized 
epitaxial ayers, this allows high 
values o f f  T (150 GHz) andV B 
(10 V) simultaneously. 
As with OMMIC's GaAs MMIC 
process, small-size back-side via 
holes are available for low- 
inductance grounding, as well 
as a bump process. 
Contact: Tel: +33-1-45-10-54-15 
Figure 3. 5EM of the O. 13 pm mushroom gate of OMMIC3 MHEMT device. 
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